Hybrid Digital Acquisition System Architecture Integrating ASIC-Based Fine Time Resolution With FPGA-Based Coarse Time Resolution | IEEE Journals & Magazine | IEEE Xplore