42-Gbps/ch x 4 ch Simultaneous Error-Free Operation with Low-Power Transmitter Flip-Chip-Bonded 1.3-μm LD-Array-on-Si | IEEE Conference Publication | IEEE Xplore