Photonic Analog-to-Digital Architecture for Accelerating Multiply-Accumulate Operations

We demonstrate a 3-bit photonic analog-to-digital architecture to accelerate multiply-accumulate operations, achieving a ± 300mV buffer for 50 mV steps within a 350 mV range. This architecture enhances energy efficiency for near-memory computation while maintaining full digital precision.