Baud-rate Clock Recovery for Coherent Receivers and its FPGA implementation

Baud-rate clock recovery for coherent receivers is realized on a FPGA based real-time DSP platform using a modified Mueller and Müller timing error detector which is multiplication-free and resilient to distortions.