Radiation Hardness on Dielectric/Ferroelectric Stacked Negative Capacitance Multigate Metal–Oxide–Semiconductor FETs at Sub-3-nm Technology Node: Device to CMOS Inverter Layout | IEEE Journals & Magazine | IEEE Xplore