Optimizing Etch Processes for Enhanced Yield and Performance in SOT-MRAM Devices on 300 mm Wafers | IEEE Conference Publication | IEEE Xplore