Tutorial: Design Trade-Offs in Digital Intensive PLLs | IEEE Conference Publication | IEEE Xplore