Improving LLM-Based Verilog Code Generation with Data Augmentation and RL | IEEE Conference Publication | IEEE Xplore