Power-Aware Mitigation of Logic Soft Error Rates at the 3-nm Bulk FinFET Node

Mitigation of logic soft errors results in heavy performance penalties. Power-aware mitigation allows for the optimization of power, speed, and soft-error rates. Results from heavy-ion irradiations are used to show the effectiveness of this approach.