Trikarenos: Design and Experimental Characterization of a Fault-Tolerant 28-nm RISC-V-Based SoC

RISC-V-based fault-tolerant system-on-chip (SoC) designs are critical for the new generation of automotive and space SoC architectures. However, reliability assessment requires characterization under controlled radiation doses to accurately quantify the fault tolerance of the fabricated designs. This work analyzes the Trikarenos design, an SoC implemented in TSMC 28 nm, for single event upset (SEU) vulnerability under atmospheric neutron and 200-MeV proton radiation, comparing these results to simulation-based fault injection. All faults in error correction codes (ECCs) protected memory are corrected by a scrubber, showing an estimated cross section per bit of up to $1.09\times 10^{-14}$ cm2bit−1. Furthermore, the triple-core lockstep (TCLS) mechanism implemented in Trikarenos is validated and is shown to correct errors affecting a cross section up to $3.23\times 10^{-11}$ cm2, with the remaining uncorrectable vulnerability below $5.36\times 10^{-12}$ cm2. When augmenting the experimental analysis of fabricated chips with gate-level fault injection in simulation, 99.10% of injections into the SoC produced correct results, while 100% of injections in the TCLS-protected cores were handled correctly. With 12.28% of all injected faults leading to a TCLS recovery, this indicates an approximate effective flip-flop (FF) cross section of up to $1.28\times 10^{-14}$ cm2/FF.