An Efficient Multi-Core Parallel Implementation of SSSP Algorithm with Decreasing Delta-Stepping | IEEE Conference Publication | IEEE Xplore