Chip Package-PCB Interconnect Optimization

A systematic approach to reduce the differential return loss of interconnects in very high-speed high-density chip- package-board system is presented. Optimization is performed using Ansys HFSS 3D EM simulator, first in parts, and then with the end-to-end interconnect. Numerical results show values that are realizable and highlight regions that are challenging.