A High Performance Hardware Implementation of SHA-256 Algorithm | IEEE Conference Publication | IEEE Xplore