Co-Simulation of a Printed Circuit Board Modeled by a Cauer Ladder Network Approach Combined With GaN Transistors | IEEE Journals & Magazine | IEEE Xplore