Design of a Capacitance Measurement Circuit and System with Parasitic Capacitance Elimination | IEEE Conference Publication | IEEE Xplore