An Efficient Priority Encoder Design Utilizing Reversible Logic Techniques | IEEE Conference Publication | IEEE Xplore