High Speed Re-Settable Delay Line TDC in 90nm CMOS Technology | IEEE Conference Publication | IEEE Xplore