Cascading of 2D and 3D Simulations of ASIC Substrate Interconnect up to 100 GHz | IEEE Conference Publication | IEEE Xplore