An Optimized Structure for Data Alignment Logic in Parallel CRC Computing Circuits | IEEE Journals & Magazine | IEEE Xplore