Digital Phase-Locked Loops: Exploring Different Boundaries

This paper examines the research area of Digital Phase-Locked Loops (DPLLs), a critical component in modern electronic systems, from wireless communication devices to RADAR systems and digital processors. As the demands for higher integration levels in electronic systems increase, DPLLs have become a key point for research and development. Implemented in scaled digital CMOS process, DPLLs offer potential advantages over traditional analog designs and have explored the boundaries of PLL design. The paper delves into several key directions of DPLL research: improvements in PLL performance through digital methods, the automation of PLL design using commercial electronic design automation (EDA) tools, and innovative approaches for using low-frequency references in wireless applications. Specifically, it covers the DPLL architectures using Time-to-Digital and Digital-to-Time converters, as well as Bang-Bang Phase Detectors, fully synthesizable DPLLs, and the integration of oversampling techniques that enable the use of a 32kHz reference to avoid using bulky higher-frequency reference sources. This review outlines current achievements of DPLLs research in these directions.