LSTM-Characterized Approach for Chip Floorplanning: Leveraging HyperGCN and DRQN | IEEE Journals & Magazine | IEEE Xplore