FPGA Prototyping of a Digital Combination Lock | IEEE Conference Publication | IEEE Xplore