An Area-Efficient Systolic Array Redundancy Architecture for Reliable AI Accelerator | IEEE Journals & Magazine | IEEE Xplore