Frequency domain topology optimization methodology for a double data rate (DDR) 333 Mbps synchronous DRAM data interface

We propose a novel topology optimization methodology in the frequency domain for a high-speed interface that selects an optimum topology and reduces the time-domain simulation matrix. The method is demonstrated on a DDR333 data interface.