Optimized Design of Three-Level APF Voltage Loop Considering DC-Link Voltage Oscillations | IEEE Conference Publication | IEEE Xplore