Coupling structure for enabling both wafer- and chip-level characterization of silicon photonic integrated circuits

We propose a coupling structure that combines both grating couplers and spot-size converters for characterization of silicon photonic integrated circuits. The structure is expected to reduce testing costs by utilizing wafer-level testing to estimate the characteristics of final chip-level devices.