Optimal Number of Wires for Circuits on RTLDesigned FPGAs | IEEE Conference Publication | IEEE Xplore