Multiple Bit Upsets in Register Circuits at the 5-nm Bulk FinFET Node

Multiple bit upsets (MBUs) are observed in shift register circuits at the 5-nm bulk FinFET node for alpha particles and heavy ions. TCAD simulations on calibrated models are used to show SEU vulnerability as a function of ion strike distance and then compared with experimental results.