Toward 1.6T Low-Power Coherent DSP: Challenges, and Lessons Learned from Preceding Generations

We review the progression of coherent DSP ASIC technology since 40nm silicon and identify the critical path toward beyond-terabit-per-wavelength pluggable modules. Challenges in various aspects of ASIC design and optical components are explored.