Design-performance trade-offs in CMOS-domino logic | IEEE Journals & Magazine | IEEE Xplore