Plate-noise analysis of an on-chip generated half-VDD biased-plate PMOS cell in CMOS DRAMs | IEEE Journals & Magazine | IEEE Xplore