An in-Array Build-In Self-Test Scheme for Embedded SRAM Array

An in-array Build-In Self-Test (BIST) scheme is proposed for the embedded SRAM array. The linear feedback shift register (LFSR) is used to implement the pattern generator, and the single/multiple-input signature register (SISR/MISR) is used to implement the response compactor. The proposed BIST scheme only consumes half the number of transistors and area compared with the conventional LFSR/MISR BIST, and it is testable. The conventional BIST circuit outside the SRAM array is unnecessary if the proposed BIST scheme is applied. The proposed BIST scheme is able to implement various March sequences to test the other part of the memory array.