Low Computational Complexity Delay Estimation Algorithm for Digital Predistortion

In practical scenarios, digital predistortion (DPD) systems are typically deployed on hardware platforms. However, the current time delay alignment algorithm, a critical component of DPD processing, requires substantial hardware resource allocation. Consequently, this brief introduces a novel delay estimation algorithm aimed at simplifying the time alignment segment, including both integer and fractional elements. The integer alignment method is established on an adaptive filter framework, while the fractional component leverages a recursive least square (RLS) algorithm, based on a Farrow structure, to circumvent extensive matrix calculations. The complexity analysis, coupled with experimental results show that the proposed methods not only preserve high accuracy but also substantially diminish computational resource demands by 88.7% and 87.8%, respectively, when compared with two prevailing delay estimation techniques. This enhancement notably augments the performance of hardware-based DPD systems.