Hysteretic threshold logic and quasi-delay insensitive asynchronous design | IEEE Journals & Magazine | IEEE Xplore