Loading [MathJax]/extensions/MathMenu.js
Analysis and Optimization of PCB Layout for A 12-V-to-1-V Hybrid-Switched-Capacitor VRM with Switched Intermediate Voltage Rail | IEEE Conference Publication | IEEE Xplore

Analysis and Optimization of PCB Layout for A 12-V-to-1-V Hybrid-Switched-Capacitor VRM with Switched Intermediate Voltage Rail


Abstract:

The loss of parasitic inductance and resistance of PCB can be significant for high-frequency high-current VRM applications. This paper explores the analysis and optimizat...Show More

Abstract:

The loss of parasitic inductance and resistance of PCB can be significant for high-frequency high-current VRM applications. This paper explores the analysis and optimization of PCB layout for a quasi-two-stage 12-V-to-1-V hybrid-switched-capacitor converter with a switched-capacitor front-end stage and a buck-type regulator stage linked by two switched intermediate voltage rails. Single-sided PCB design and double-sided PCB design of the hybrid-switched-capacitor converter are presented and the ESR and ESL of main current loops are extracted by FEM simulation. The single-sided design yields lower ESL due to smaller loop area and the double-sided design achieves lower ESR with shorter loop length. Multiple 12-V-to-1-V 160-A prototypes with single-sided design and double-sided design are built and tested.
Date of Conference: 10-13 November 2023
Date Added to IEEE Xplore: 25 January 2024
ISBN Information:
Conference Location: Guangzhou, China

Funding Agency:


Contact IEEE to Subscribe

References

References is not available for this document.