Stanford Telecom VLSI design of a convolutional decoder

The authors describe the novel hardware and speed-efficient architectural features of a recent Stanford Telecom VLSI implementation of a 20-Mb/s convolutional decoder using 1.5- mu m CMOS technology. The chip offers a selection of convolutional codes, including the