How Lithography and Metrology Are Enabling Yield in the Next Generation of Semiconductor Patterning

This article highlights the state of the art and critical challenges with lithography and patterning in metrology in enabling yield in next-generation high-volume manufacturing of semiconductors. Each of these technology sectors are presented with respect to the 2023 International Roadmap for Devices and Systems, available freely at https://irds.ieee.org.