An eyperimental 1Mb cache DRAM with ECC

In the recent progress of the micro processor unit (MPU), requirements for fast access aped memories have become strong. And a cost-effective cache subsystem is desired for the low-end work station and the personal computer. On the other hand, as for DRAMs, problems of the reliability such as α-particle induced soft errors will be more serious according to the increase of density.