Optimizing test strategies during PCB design for boards with limited ICT access | IEEE Conference Publication | IEEE Xplore