Scalable All-Analog LDOs With Reduced Input Offset Variability Using Digital Synthesis Flow in 65-nm CMOS | IEEE Journals & Magazine | IEEE Xplore