Circuit-level techniques to control gate leakage for sub-100 nm CMOS | IEEE Conference Publication | IEEE Xplore