Automated Parallel Test Forms Assembly using Zero-suppressed Binary Decision Diagrams | IEEE Journals & Magazine | IEEE Xplore