Polygonal optimisation of topologies for LV network schematics | IET Conference Publication | IEEE Xplore