An Improved Test Method of Additive Jitter Quantification For Clock Buffer

Additive jitter is a critical parameter of the clock buffer in the system clock design. This paper introduced the problem in the additive jitter quantification, discussed causes of the problem, and proposed an improved method for the additive jitter quantification. The proposed method can effectively solve the problem in the additive jitter quantification and is verified by test results.