Compact Half Adder on SOI Platform with Inverse Design | IEEE Conference Publication | IEEE Xplore