Demonstration of an 4.2 K analog switch matrix in a standard 0.7 /spl mu/ CMOS process | IEEE Conference Publication | IEEE Xplore