Topology Simulation and Design of Bidirectional Fault Current Limiter for DC BUS | IEEE Conference Publication | IEEE Xplore