A deterministic algorithm for automatic CMOS transistor sizing

A model which offers a closed-form equation for determining device size, based on speed and load, has been developed. The need for circuit simulation is eliminated in most cases. This model is used in a system for automatically producing performance-tuned cell layouts.<
>