Limits to Jitter in Digital CMOS Gates | IEEE Journals & Magazine | IEEE Xplore