A 16 kb 1T1C FeRAM test chip using current-based reference scheme

A 16 kb 1T1C FeRAM test chip is designed and fabricated in a 0.35 /spl mu/m FeRAM process. The test chip uses a reference generation scheme that balances fatigue evenly between memory cells and reference cells, hence providing the 1T1C cell with 2T2C robustness to fatigue. The test chip achieves an access time of 62 ns at 3V.